![]() |
![]() |
|
iNEMI » cms » projects » ese » halogen_free_PhasesII-III.html
|
|
Projects
iNEMI BFR-Free PCB Project (previously Halogen-Free) (joint with the Substrates TIG) Chair: Stephen Tisdale (Intel Corporation)
Objectives Background Although PBBs and PBDEs are not used in circuit board materials, stakeholders are beginning to urge the electronics industry to take a precautionary stance on the use of other non-regulated halogenated organic substances, such as the use of brominated epoxies for circuit board applications. In Phase I, the project team identified market segment requirements, candidate materials, key performance characteristics, and test criteria: Consult iNEMI PEGs to identify unique BFR-free requirements for product sectors (automotive, aerospace/defense, consumer/portable, medical, netcom, office/large business systems and system-in-package).
Poll the supplier base, keying in on candidate materials that are commercially viable with consideration for market segment applications.
Assess prior studies and identify critical knowledge gaps or technical issues. Make recommendations for performance tests needed. Review results of prior industry and member company investigations.
Specify test vehicle criteria required for performance testing. Agree on a minimal number of test vehicle designs and test requirements.
PRESENTATION: iNEMI Halogen-Free Project (BFR-Free PCB Project), Phase I Review, Steve Tisdale (Intel) and Roger Krabbenhoft (IBM), Open Meeting (September 26, 2006)
In Phase II, the group has developed test plans that focus on electrical characteristics, delamination, and via reliability, and has secured agreement from suppliers and fabricators to build the test vehicles with the materials outlined in Phase I. The group plans to measure the broadband frequency-dependent dielectric constant and loss tangent of candidate halogen-free laminate materials (10KHz-20GHz). They will then determine the compatibility of candidate laminate materials with higher-temperature assembly process reflow environments (mixed solder: 245˚C; Pb-free: 260˚C). Throughout this process, the team will consider unique market segment requirements, identify technology readiness and gaps, and stimulate supply capability. Phase II (Test) Proposal, March 22, 2007 Phase II (Test) Presentation, February 2007 BFR-Free PCB (formerly Halogen-Free) revised SOW, Draft 2/7/07 In Phase III, the project team will compile results, assess significance, make recommendations, and publish a report: 1. Assess technology readiness / identify gaps Flag unexplored issues and identify technical risks that need to be resolved before materials can be widely adopted. Make recommendations for future work.
2. Assess manufacturing capability and supply capacity Work with suppliers and EMS providers to identify barriers to supply chain viability. Interpret implications of performance testing in terms of manufacturing capability.
3. Publish results Compile and edit concise summary of methods, meaningful results, and recommendations.
|
| |